Abstract
Objective: The EEG signal extraction offers an opportunity to improve the quality of
life in patients, which has lost to control the ability of their body, with impairment of locomotion.
Electroencephalogram (EEG) signal is an important information source for underlying brain
processes.
Materials and Methods: The signal extraction and denoising technique obtained through timedomain
was then processed by Adaptive Line Enhancer (ALE) to extract the signal coefficient and
classify the EEG signals based on FF network. The adaptive line enhancer is used to update the
coefficient during the runtime with the help of adaptive algorithms (LMS, RLS, Kalman Filter).
Results: In this work, the least mean square algorithm was employed to obtain the coefficient
update with respect to the corresponding input signal. Finally, Mat lab and verilog HDL language
are used to simulate the signals and got the classification accuracy rate of 80%.
Conclusion: Experiments show that this method can get high and accurate rate of classification. In
this paper, it is proposed that a low-cost use of Field Programmable Gate Arrays (FPGAs) can be
used to process EEG signals for extracting and denoising. As a preliminary study, this work shows
the implementation of a Neural Network, integrated with ALE for EEG signal processing. The
preliminary tests through the proposed architecture for the activation function shows to be
reasonable both in terms of precision and in processing speed.
Keywords:
Electroencephalogram, neural network, ALE, FPGA, denoising, extraction.
Graphical Abstract
[3]
Nojima K, Ogawa S. Measurement of surge current and voltage waveforms using optical-transmission techniques. IEEE Proc 134(6): 415-22.
[8]
Krips M, Lammert T. Anton Kummert.FPGA Implementation of a Neural Network for a Real-Time Hand Tracking System Proceedings of the First IEEE Int Workshop on Electronic Design, Test and Applications. January 29 – 31; Washington, DC, US. 2002.
[10]
Ali Haitham Kareem, Mohammed Esraa Zeki. Design Artificial Neural Network Using FPGA IJCSNS Int J of Comp Sci and Net Security 2010; 10(8)
[11]
Steven A. Guccione and Mario J Gonzalez, A Neural Network Implementation Using Reconfigurable Architectures. USA: Dept. of Electrical and Comp Engg, The University of Texas at Austin 1994.
[12]
Muthuramalingam A, Himavathi S, Srinivasan E. Neural Network Implementation Using FPGA: Issues and Application, Int. J Inf Technol 2012; 4(2): 86-92.
[13]
Tsolis G, Xenos TD. Signal DUEMD, Statistics HO. Int J of Sig Process. Ima Process and Pattern Recognition 2011; 4(2): 91-106.
[15]
Arun SC, Mahesh K. EEG signal preprocessing using wavelet transform. Int J Electronics Engg 2011; 3(1): 5-10.
[16]
Sahin S, Becerikli Y, Yazici S. Neural Network Implementation in Hardware Using FPGAs. Neural Information Process 2006; 4234: 1105-12.
[18]
Ossoinig H, Reisinger E, Steger C, et al. Design and FPGA Implementation of a Neural Network Proceedings of the 7th Int Conf Sig Proces App & Techno 1996; 939-43.
[29]
Behzad R. Design of analog CMOS integrated circuits. New Delhi, Tata: McGraw hill 2002.
[32]
Kameswara RT, Rajya LM, Prasad TV. An exploration of brain computer interface and its recent trends.In J Adv Res Art Intelligence. 2012; 1: pp. (8)385-91.