Current Nanoscience

Author(s): Gennaro Gelao, Roberto Marani, Luciano Pizzulli and Anna Gina Perri

DOI: 10.2174/1573413711666150320231414

DownloadDownload PDF Flyer Cite As
A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis

Page: [515 - 526] Pages: 12

  • * (Excluding Mailing and Handling)

Abstract

In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.

Keywords: CNTFETs modelling, digital applications, noise margin, sub threshold currents.