Generic placeholder image

Micro and Nanosystems

Author(s): Himani Bhardwaj*, Shruti Jain and Harsh Sohal

DOI: 10.2174/0118764029298466240508091306

DownloadDownload PDF Flyer Cite As
Global RC Interconnects with ADL Buffers for Low-Power Applications

Page: [112 - 122] Pages: 11

  • * (Excluding Mailing and Handling)

Abstract

Introduction: Interconnects are an essential requirement for any circuit completion. They are utilised to connect two or more blocks, yet when creating a circuit, certain problems have been observed. Scaling back technology is one such problem.

Methods: With technology scaled down their aspects change which can straightforwardly affect the circuit boundaries. Because of this, the time constant and power consumption in the interconnect circuits has increased. Certain wire (RC) models and techniques have previously been characterized to control these performance parameters however in this paper, authors have proposed a new interconnect structure with a buffer insertion technique using adiabatic dynamic logic (ADL).

Results: To optimise power, a Schmitt trigger is inserted as a buffer between lengthy interconnect circuits utilising an energy-recovery mechanism. The TSPICE tool is used to model and simulate the entire circuit.

Conclusion: The suggested model's performance is compared to that of other cutting-edge methods.

Graphical Abstract

[1]
Verma, S.K.; Kaushik, B.K. A bus encoding method for crosstalk and power reduction in RC coupled VLSI interconnects. Int. J. VLSI design Comm. Sys., 2012, 3(2), 29-39.
[http://dx.doi.org/10.5121/vlsic.2012.3203]
[2]
Vittal, A.; Marek-Sadowska, M. Minimal Delay Interconnect Design Using Alphabetic Trees. Proceedings of the 31st annual Design Automation Conference, San Diego, California, USA June 6 - 10, 1994, pp. 392-396.
[http://dx.doi.org/10.1145/196244.196432]
[3]
Huang, X.; Liu, K.; Huang, X.Z.; He, Z.R. An effective method for interconnect delay optimization of ASIC’s. DEStech Trans. Eng. Technol. Res., 2019, 255-258. (ecae)
[http://dx.doi.org/10.12783/dtetr/ecae2018/27740]
[4]
Avci, M.; Yamacli, S. An improved Elmore delay model for VLSI interconnects. Math. Comput. Model., 2010, 51(7-8), 908-914.
[http://dx.doi.org/10.1016/j.mcm.2009.08.024]
[5]
Fonseca, R.; Mezzomo, C.; Ledur, M.; Santos, C.; Ferrao, D.; Reis, R. Elmore-Based Interconnect Delay Models, 2005.
[6]
Ramadass, U. A novel interconnect structure for the Elmore delay model with the resistance-capacitance-conductance scheme. Am. J. Appl. Sci., 2013, 10(8), 881-892.
[http://dx.doi.org/10.3844/ajassp.2013.881.892]
[7]
Gupta, R. The elmore delay as a bound for RC trees with generalized input signals. 32nd Design Automation Conference, San Francisco, CA, USA1995, pp. 364-369.
[http://dx.doi.org/10.1145/217474.217556]
[8]
Jemilehin, T. The elmore delay model in VLSI design - technical articles. 2020. Available From: https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/
[9]
Erdemli, E.; Aksoy, M. A new approach for N-stage RC ladder networks based on elmore delay model. J. Sci. Eng., 2020, 39-7. 19-35
[10]
Venkataiah, C.; Satyaprasad, K.; Jaya Chandra Prasad, T. Effect of line parasitic variations on delay and energy of global on-chip VLSI interconnects in DSM technology. Proceedings of 2nd International Conference on Micro-Electronics, Electromagnetics and Telecommunications, Visakhapatnam, India, 6–7 January2017, pp. 221-228.
[http://dx.doi.org/10.1007/978-981-10-4280-5_23]
[11]
Al-daloo, M.; Soltan, A.; Yakovlev, A. An overview study of onchip interconnect modelling approaches and their trends. 2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST), Thessaloniki, Greece, May 7-92018, pp. 1-5.
[12]
Bhardwaj, H.; Jain, S.; Sohal, H. An innovative interconnect structure with improved Elmore delay estimation model for deep submicron technology. Analog Integr. Circuits Signal Process., 2022, 111, 419-439.
[http://dx.doi.org/10.1007/s10470-022-02012-3]
[13]
Roy, K.; Prasad, S.C. Low-energy computing using energy recovery techniques. In: Low-Power CMOS VLSI Circuit Design; , 2009.
[14]
Bhati, P.; Rizvi, N. Adiabatic Logic: An alternative approach to low power application circuits. 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 3-5 March2016, pp. 4255-4260.
[http://dx.doi.org/10.1109/ICEEOT.2016.7755521]
[15]
Singhal, D.; Saxena, A.; Noor, A. Adiabatic logic circuits: A retrospect. MIT Int. J. Electron. Commun. Eng., 2013, 3(2), 108-114.
[16]
Kumar, D.; Kumar, M. VLSI implementation of wave shaping diode based adiabatic logic (WSDAL). Int. J. Electron., 2021, 108(4), 589-606.
[http://dx.doi.org/10.1080/00207217.2020.1793406]
[17]
Dickinson, A.G.; Denker, J.S. Adiabatic dynamic logic. IEEE J. Solid-State Circuits, 1995, 30(3), 311-315.
[http://dx.doi.org/10.1109/4.364447]
[18]
Takahashi, K.; Mizunuma, M. Adiabatic dynamic CMOS logic circuit. Electron. Commun. Jpn. Part II Electron., 2000, 83(5), 50-58.
[http://dx.doi.org/10.1002/(SICI)1520-6432(200005)83:5<50::AID-ECJB6>3.0.CO;2-X]
[19]
Zainal, M.; Hamzha, S.; Ubin, A.; Chai, S. Implementation of adiabatic dynamic logic in 1 bit full adder. Technology and Innovation for Sustainable Development Conference (TISD2006), Khon Kaen University, Thailand, 25-26 January2006.
[20]
Suguna, T.; Janaki Rani, M. Analysis of adiabatic hybrid full adder and 32-bit adders for portable mobile applications. Int. J. Interact. Mob. Technol., 2020, 14(5), 73.
[21]
Prasanthkumar, B.; Baba Fayaz, D. A power-efficient clock distribution network with novel repeater. Proceedings of the International Conference on Smart Electronics and Communication, Trichy, India, 10-12 September2020.
[http://dx.doi.org/10.1109/ICOSEC49089.2020.9215281]
[22]
Hodges, D.; Jackson, H.; Saleh, R. Interconnect Design. In: Analysis and Design of Digital Integrated Circuits in Deep Sub-micron Circuits; McGraw-Hill: New York, NY, USA, 2004.
[23]
Predictive Technology Model (PTM). 2020. Available From: http://ptm.asu.edu/