Generic placeholder image

Recent Advances in Electrical & Electronic Engineering

Author(s): Hadi Jahanirad*

DOI: 10.2174/2352096515666220929120721

DownloadDownload PDF Flyer Cite As
Logic Circuits Reliability Analysis using Signal Probability and Bayesian Network Concepts

Page: [66 - 77] Pages: 12

  • * (Excluding Mailing and Handling)

Abstract

Background: Reliability analysis of logic circuits has been widely investigated due to increasing fault occurrence in modern integrated circuits. Simulation-based and analytical methods are developed to estimate the reliability of logic circuits.

Methods: In this paper, a signal probability-based method is presented to estimate the reliability of logic circuits. In the proposed approach, four signal probabilities (correct 0, correct 1, incorrect 0, and incorrect 1) are derived (for every node of the circuit) using a probabilistic transfer matrix (PTM), and the correlation coefficients (CCs) are deployed to resolve the reconvergent fanouts issues. The CCs are defined in a fanout cone and are propagated through the logic gates to the related reconvergent nodes. The Bayesian network concept is applied to achieve more accuracy in the propagation of CCs through the logic gates.

Results: The accuracy and scalability of the proposed method are proved by various simulations on benchmark circuits (ISCAS 85, LGSynth91, and ITC99). The proposed method efficiently solves the reconvergent fanout problem. Moreover, the proposed method outperforms the previous methods regarding accuracy and scalability.

Conclusion: Simulation results on ISCAS 85, LGSynth91, and ITC99 benchmark circuits show less than 3% average error compared with the accurate simulation-based fault injection method.

Keywords: Reliability, signal probability, correlation coefficients, fault and errors, circuit graph, Bayesian Network, event-driven simulation.

[1]
J. Xiao, Z. Shi, X. Yang, and J. Lou, "BM-RCGL: Benchmarking approach for localization of reliability-critical gates in combinational logic circuits", IEEE Trans. Comput., vol. 71, no. 5, pp. 1063-1076, 2021.
[http://dx.doi.org/10.1109/TC.2021.3071253]
[2]
H. Jahanirad, "Reliability estimation of logic circuits at the transistor level", Circuits Syst. Signal Process., vol. 40, no. 5, pp. 2507-2534, 2021.
[http://dx.doi.org/10.1007/s00034-020-01588-3]
[3]
J. Xiao, Z. Shi, W. Zhu, J. Jiang, Q. Zhou, J. Lou, Y. Huang, Q. Ji, and Z. Sun, "Uniform non-Bernoulli sequences oriented locating method for reliability-critical gates", Tsinghua Sci. Technol., vol. 26, no. 1, pp. 24-35, 2021.
[http://dx.doi.org/10.26599/TST.2019.9010045]
[4]
H. Jahanirad, "“CC-SPRA: Correlation coefficients approach for signal probability-based reliability analysis”, IEEE Transactions on Very Large Scale Integration (VLSI)", Systems, vol. 27, no. 4, pp. 927-939, 2019.
[5]
D. Xu, Z. Zhu, C. Liu, Y. Wang, S. Zhao, L. Zhang, H. Liang, H. Li, and K.T. Cheng, "“Reliability evaluation and analysis of FPGA-based neural network acceleration system”, IEEE Transactions on Very Large Scale Integration (VLSI)", Systems, vol. 29, no. 3, pp. 472-484, 2021.
[6]
H. Jahanirad, and M. Hosseini, "An efficient reliability estimation method for CNTFET-based logic circuits", ETRI J., vol. 43, no. 4, pp. 728-745, 2021.
[http://dx.doi.org/10.4218/etrij.2019-0556]
[7]
H. Jahanirad, "Efficient reliability evaluation of combinational and sequential logic circuits", J. Comput. Electron., vol. 18, no. 1, pp. 343-355, 2019.
[http://dx.doi.org/10.1007/s10825-018-1288-4]
[8]
J. Han, H. Chen, J. Liang, P. Zhu, Z. Yang, and F. Lombardi, "A stochastic computational approach for accurate and efficient reliability evaluation", IEEE Trans. Comput., vol. 63, no. 6, pp. 1336-1350, 2014.
[http://dx.doi.org/10.1109/TC.2012.276]
[9]
Bhaduri D., and Shukla S., ""Nanoprism: A tool for evaluating granularity versus reliability tradeoffs in nano architectures"", In Proc. ACM GLSVLSI, Boston, MA, 2004, pp. 109-112
[10]
S. Krishnaswamy, G.F. Viamontes, I.L. Markov, and J.P. Hayes, "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits", ACM Trans. Des. Autom. Electron. Syst., vol. 13, no. 1, pp. 1-35, 2008.
[http://dx.doi.org/10.1145/1297666.1297674]
[11]
J. Han, H. Chen, E. Boykin, and J. Fortes, "Reliability evaluation of logic circuits using probabilistic gate models", Microelectron. Reliab., vol. 51, no. 2, pp. 468-476, 2011.
[http://dx.doi.org/10.1016/j.microrel.2010.07.154]
[12]
B. Cai, X. Kong, Y. Liu, J. Lin, X. Yuan, H. Xu, and R. Ji, "Application of Bayesian networks in reliability evaluation", IEEE Trans. Industr. Inform., vol. 15, no. 4, pp. 2146-2157, 2019.
[http://dx.doi.org/10.1109/TII.2018.2858281]
[13]
Ibrahim W., ""GREDA: A fast and more accurate gate reliability EDA tool"", IEEE Trans. CAD, vol. 31, no. 4, p. 509-521, 2012.
[14]
R.R. Rao, K. Chopra, D.T. Blaauw, and D.M. Sylvester, "Computing the soft error rate of a combinational logic circuit using parameterized descriptors", IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., vol. 26, no. 3, pp. 468-479, 2007.
[http://dx.doi.org/10.1109/TCAD.2007.891036]
[15]
W. Ibrahim, "Identifying the worst reliability input vectors and the associated critical logic gates", IEEE Trans. Comput., vol. 65, no. 6, pp. 1748-1760, 2016.
[http://dx.doi.org/10.1109/TC.2015.2458868]
[16]
N.S.S. Singh, N.H. Hamid, V.S. Asirvadam, U. Khalid, and J. Anwer, "Sensitivity Analysis of Probability Transfer Matrix (PTM) on same functionality circuit architectures", In 8th International Colloquium on Signal Processing and its Applications, Mar 23-25, 2012
Malacca, Malaysia , pp. 250-254, 2012 [http://dx.doi.org/10.1109/CSPA.2012.6194728]
[17]
A.L. Stempkovskiy, D.V. Telpukhov, and V.V. Nadolenko, "Fast and accurate back propagation method for reliability evaluation of logic circuits", In IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), Jan 29- Feb 01, 2018
Moscow and St. Petersburg, Russia, pp. 1424-1429, 2018. [http://dx.doi.org/10.1109/EIConRus.2018.8317364]
[18]
Emanuel Popovici Electrical and Electronic Engineering Innealtóireacht Leictreach agus Leictreonach, "Reliability analysis of logic circuits using probabilistic techniques", 2014. Available from: http://publish.ucc.ie/researchprofiles/D013/epopovici
[19]
J. Xiao, W. Chen, J. Lou, J. Jiang, and Q. Zhou, "Identifying reliability-critical primary inputs of combinational circuits based on the model of gate-sensitive attributes", IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., p. 1, 2022.
[http://dx.doi.org/10.1109/TCAD.2022.3142194]
[20]
J. Xiao, Z. Shi, X. Yang, and J. Lou, "BM-RCGL: Benchmarking approach for localization of reliability-critical gates in combinational logic blocks", IEEE Trans. Comput., vol. 71, no. 5, pp. 1063-1076, 2022.
[http://dx.doi.org/10.1109/TC.2021.3071253]
[21]
H. Jahanirad, and K. Mohammadi, "Sequential logic circuits reliability analysis", J. Circuits Syst. Comput.
vol. 21, no. 5, pp. 1250040-(1-17), 2012. [http://dx.doi.org/10.1142/S0218126612500405]
[22]
K. Mohammadi, H. Jahanirad, and P. Attarsharghi, "Fast reliability analysis method for sequential logic circuits", In IEEE Int. Conf. Systems. Engineering., Aug 16-18, 2011
Las Vegas, NV, USA, pp. 352-356, 2011. [http://dx.doi.org/10.1109/ICSEng.2011.70]
[23]
T. Rejimon, K. Lingasubramanian, and S. Bhanja, "“Probabilistic error modeling for nano-domain logic circuits”, IEEE Transactions on Very Large Scale Integration (VLSI)", Systems, vol. 17, no. 1, pp. 55-65, 2008.
[24]
Khalid U., Anwer J., Singh N., Hamid N.H., and Asirvadam V.S., "Computation and analysis of output error probability for C17 benchmark circuit using Bayesian networks error modeling", In IEEE Student Conference on Research and Development (SCOReD), 2011, pp. 348-351
[25]
V.N. Remala, A.A. Reddy, R.P. Vidyadhar, and S.N. Bandi, "Circuit reliability through probabilistic transfer matrix", In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Jul 8-10, 2021
Coimbatre, India, pp. 165-172, 2021. [http://dx.doi.org/10.1109/ICCES51350.2021.9489243]
[26]
Naviner L., ""Analytical methods to assess transient faults effects in logic circuits"", In IEEE 57th Int. Midwest Symp. Circuits Syst., Aug 03-06, 2014 College Station, TX, USA, pp. 667-670, 2014.
[27]
B. Liu, and L. Cai, "Reliability evaluation for single event transients on digital circuits", IEEE Trans. Reliab., vol. 61, no. 3, pp. 687-691, 2012.
[http://dx.doi.org/10.1109/TR.2012.2209249]
[28]
A. El-Maleh, and K. Daud, "Simulation-based method for synthesizing soft error tolerant combinational circuits", In: Reliability, IEEE Transactions., 2015.
no. 99, pp. 1-14. [http://dx.doi.org/10.1109/TR.2015.2440234]
[29]
S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco, "Estimate of signal probability in combinational logic networks", In [1989] Proceedings of the 1st European Test Conference, Apr 12-14, 1989
Paris, France, pp. 132-138, 1989. [http://dx.doi.org/10.1109/ETC.1989.36234]
[30]
M.R. Choudhury, and K. Mohanram, "Reliability analysis of logic circuits", IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., vol. 28, no. 3, pp. 392-405, 2009.
[http://dx.doi.org/10.1109/TCAD.2009.2012530]